Regviz

Silicon Labs /MGM240PB32VNN /CMU_S /SYSRTC0CLKCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SYSRTC0CLKCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A120F1536GM48/CMU_S/SYSRTC0CLKCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CLKSEL

Description

No Description

Fields

CLKSEL

Clock Select

1 (LFRCO): LFRCO is clocking SYSRTC0CLK

2 (LFXO): LFXO is clocking SYSRTC0CLK

3 (ULFRCO): ULFRCO is clocking SYSRTC0CLK

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data